

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/720,562	11/24/2003	Anthony Correale JR.	YOR920030359US1	5731
33233	7590 11/23/2005		EXAMINER	
LAW OFFICE OF CHARLES W. PETERSON, JR. 11703 BOWMAN GREEN DRIVE			GARBOWSKI, LEIGH M	
SUITE 100				PAPER NUMBER
RESTON, V	A 20190		2825	

DATE MAILED: 11/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/720,562	CORREALE ET AL.	(AU)		
Office Action Summary	Examiner	Art Unit			
	Leigh Marie Garbowski	2825			
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	correspondence addre	ss		
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perions are reply within the set or extended period for reply will, by state the maximum statutory perions for reply received by the Office later than three months after the maximum statutory perions are reply received by the Office later than three months after the maximum statutory perions are reply received by the Office later than three months after the maximum statutory perions are reply received by the Office later than three months after the maximum statutory perions are reply received by the Office later than three months after the maximum statutory perions are reply received.	DATE OF THIS COMMUNICATIO 1.136(a). In no event, however, may a reply be ti od will apply and will expire SIX (6) MONTHS from ute, cause the application to become ABANDONI	N. imely filed in the mailing date of this commi ED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on					
	nis action is non-final.				
· · · · · · · · · · · · · · · · · · ·					
closed in accordance with the practice unde	·				
Disposition of Claims					
4) Claim(s) 1-38 is/are pending in the application	on.				
4a) Of the above claim(s) is/are withd	rawn from consideration.				
5) Claim(s) is/are allowed.		•			
6) Claim(s) <u>1,6,10,11,14,16,18,19,24,26,31,35</u> ,	36 and 38 is/are rejected.				
7) Claim(s) <u>1-5,7-9,12,13,15,17,20-30,32-34 ar</u>					
8) Claim(s) are subject to restriction and	l/or election requirement.				
Application Papers					
9)⊠ The specification is objected to by the Exami	ner.				
10)☐ The drawing(s) filed on is/are: a)☐ a	ccepted or b) \square objected to by the	Examiner.	•		
Applicant may not request that any objection to the	ne drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the corre	• • • • • • • • • • • • • • • • • • • •	•	` '		
11) The oath or declaration is objected to by the	Examiner. Note the attached Office	e Action or form PTO-	152.		
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreignal All b) Some * c) None of:	gn priority under 35 U.S.C. § 119(a	ı)-(d) or (f).			
 Certified copies of the priority docume 	nts have been received.				
2. Certified copies of the priority docume	nts have been received in Applicat	tion No			
3. Copies of the certified copies of the pr	•	ed in this National Sta	ge		
application from the International Bure	· · · ·				
* See the attached detailed Office action for a li	st of the certified copies not receiv	ed.	•		
	,		•		
Attachment(s)					
Notice of References Cited (PTO-892) 2 % (Constitution 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔲 Interview Summary Paper No(s)/Mail D				
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0	8) 5) Notice of Informal I	Patent Application (PTO-152	2)		
Paper No(s)/Mail Date <u>11/24/2003</u> . 2 % • • • • • • • • • • • • • • • • • •	6) Other:				

Application/Control Number: 10/720,562

Art Unit: 2825

Specification

The disclosure is objected to because of the following informalities: the cross reference information must be updated and the attorney docket numbers must deleted throughout the specification.

Appropriate correction is required.

Claim Objections

Claims 1, 4, 22, 26 are objected to because of the following informalities: as per claim 1, the antecedent basis for "each level converter" [line 3] is not clear; since step b) provides for plural "level converters" [line 7], the scope of the method is not clear; as per claim 4, "in claim 1 at least" [line 1] is confusing; as per claim 22, "wherein, wherein" [line 1] is confusing; as per claim 26, since there is no antecedent basis for "locating said side drive point" [line 1], language should be inserted to provide for the method further comprising such a locating step. Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 6, 11, 14, 16, 18, 19, 24, 26, 35, 36 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claims 6 and 24, there is no antecedent basis for "said minimum distance" [line 1], thus what is meant by locating is not clear. As per claim 11, there is no antecedent basis for "level converter fanin cones" [line 2], thus what is meant by

Art Unit: 2825

deleting is not clear. As per claim 14, what is meant by "second voltage level circuit elements" [line 3] is confusing, where or what are "first" voltage level circuit elements? As per claim 16, there is no antecedent basis for "first voltage level buffer" [line 2], thus what is meant by replacing is not clear. As per claim 18, the antecedent basis for "placing and wiring step (a)" [line 2] is confusing. As per claim 19, there is no antecedent basis for "level converter fanin cones" [line 10], thus what is meant by deleting is not clear; what is meant by "second voltage level circuit elements" [line 12] is confusing, where or what are "first" voltage level circuit elements? Also, there is no antecedent basis for "first voltage level buffer" [line 15], thus what is meant by replacing is not clear. As per claim 35, there is no antecedent basis for "level converter fanin cones" [lines 3-4], thus what is meant by identifying and deleting is not clear. As per claim 36, there is no antecedent basis for "the computer program code means for locating said identifying and deleting" [lines 1-2], thus rendering the claim vague and indefinite.

The following rejections are based on the examiner's best interpretation in view of the issues raised above.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 10/720,562

Art Unit: 2825

Claims 1, 10, 18, 31, 38 are rejected under 35 U.S.C. 102(b) as being anticipated by Chen et al. ["On Gate Level Power Optimization Using Dual-Supply Voltages"].

As per claim 1, a method of optimizing level converter placement, comprising: a) selectively placing each level converter at a minimum power point to minimize net power and transitional delay, transitional delay being a first voltage net delay to said level converter, through said level converter and a second voltage net delay from said level converter [section IV.]; and b) eliminating inefficient level converters [Abstract; section V.]. As per claim 10, wherein at said minimum power point is selected to minimize wiring [section II., last paragraph]. As per claim 18, wherein and input netlist, technology definition and timing constraints are provided for [figure 2].

As per claim 31, a computer program product for optimizing level converter placement in a multi-supply IC design, comprising: computer program code means for locating a minimum power point to minimize power and transitional delay for a level converter placed at said minimum power point, transitional delay being a first voltage net delay to said level converter, through said level converter and a second voltage net delay from said level converter [section IV.]; computer program code means for placing level converters at minimum power points [section V.]; and computer program code means for eliminating inefficient said level converters [Abstract; section V.]. As per claim 38, further comprising: computer program code means for receiving an input netlist, technology definition and timing constraints [figure 2].

Claims 1, 10, 18, 31, 38 are rejected under 35 U.S.C. 102(b) as being anticipated by Igarashi et al. ["A Low-power Design Method Using Multiple Supply Voltages"].

Application/Control Number: 10/720,562

Art Unit: 2825

As per claim 1, a method of optimizing level converter placement, comprising: a) selectively placing each level converter at a minimum power point to minimize net power and transitional delay, transitional delay being a first voltage net delay to said level converter, through said level converter and a second voltage net delay from said level converter [sections 3 and 5]; and b) eliminating inefficient level converters [section 5]. As per claim 10, wherein at said minimum power point is selected to minimize wiring [Abstract; section 5]. As per claim 18, wherein and input netlist, technology definition and timing constraints are provided for [figure 1].

As per claim 31, a computer program product for optimizing level converter placement in a multi-supply IC design, comprising: computer program code means for locating a minimum power point to minimize power and transitional delay for a level converter placed at said minimum power point, transitional delay being a first voltage net delay to said level converter, through said level converter and a second voltage net delay from said level converter [sections 3 and 5]; computer program code means for placing level converters at minimum power points [sections 3 and 5]; and computer program code means for eliminating inefficient said level converters [section 5]. As per claim 38, further comprising: computer program code means for receiving an input netlist, technology definition and timing constraints [figure 1].

Claims 1, 10, 18, 31, 38 are rejected under 35 U.S.C. 102(a) as being anticipated by Kang et al. ["Multiple-Vdd Scheduling/Allocation for Partitioned Floorplan"].

As per claim 1, a method of optimizing level converter placement, comprising: a) selectively placing each level converter at a minimum power point to minimize net

power and transitional delay, transitional delay being a first voltage net delay to said level converter, through said level converter and a second voltage net delay from said level converter [Abstract; section 2]; and b) eliminating inefficient level converters [Abstract; section 3]. As per claim 10, wherein at said minimum power point is selected to minimize wiring [Abstract]. As per claim 18, wherein and input netlist, technology definition and timing constraints are provided for [figures 3 and 4].

As per claim 31, a computer program product for optimizing level converter placement in a multi-supply IC design, comprising: computer program code means for locating a minimum power point to minimize power and transitional delay for a level converter placed at said minimum power point, transitional delay being a first voltage net delay to said level converter, through said level converter and a second voltage net delay from said level converter [Abstract; section 2]; computer program code means for placing level converters at minimum power points [Abstract; section 2]; and computer program code means for eliminating inefficient said level converters [Abstract; section 3]. As per claim 38, further comprising: computer program code means for receiving an input netlist, technology definition and timing constraints [figures 3 and 4].

Allowable Subject Matter

Claim 19 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action.

Claims 20-30 are objected to as being dependent upon a rejected base claim.

Application/Control Number: 10/720,562 Page 7

Art Unit: 2825

Claims 6, 11, 14, 16, 35, 36 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Claims 2-5, 7-9, 12-13, 15, 17, 32-34, 37 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See PTO-FORM 892. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leigh Marie Garbowski whose telephone number is 571-272-1893 and e-mail is Leigh. Garbowski@uspto.gov. The examiner can normally be reached on days.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LEIGH M. GARBOWSKI PRIMARY EXAMINER